NXP PTN3366BSMP

PTN3366BSMP 일반적인 설명

The PTN3366BSMP by NXP Semiconductors sets a new standard for DisplayPort to HDMI protocol conversion, offering unparalleled compatibility between disparate interfaces. With its support for DisplayPort 1.4a and HDMI 2.0b standards, this converter chip ensures the delivery of high-quality video and audio transmission at resolutions of up to 4K and refresh rates of 60Hz, while also providing HDCP 2.2 content protection for secure media streaming. Its embedded microcontroller functionality enables advanced features such as automatic sink detection, hot plug detection, and EDID handling, all while operating with low power consumption, making it suitable for portable and battery-powered applications. Moreover, the chip's integration of auxiliary channel support enhances its versatility in various display scenarios, while its small form factor and simplified design contribute to cost-effective and space-efficient implementations in consumer electronics, monitors, projectors, and other multimedia devices. As such, the PTN3366BSMP stands out as a reliable and efficient solution for display interface conversion, offering a seamless bridge between DisplayPort and HDMI interfaces

특징

• High-speed TMDS level shifting

  • Converts four lanes of low-swing AC-coupled differential inputsignals to DVI v1.0 and HDMI v1.4b compliant open-draincurrent-steering differential output signals
  • TMDS level shifting operation up to 3 Gbit/s per lane (300 MHz TMDSclock) supporting 4K × 2K 3 Gbit/s and 3D video formats
  • Programmable receive equalization
  • Integrated 50 Ω termination resistors for self-biasing differentialinputs
  • Back-current safe outputs to disallow current when device power isoff and monitor is on
  • Disable feature to turn off TMDS inputs and outputs and to enterlow-power condition
  • Selectable differential output termination on TMDS channels
• Converts four lanes of low-swing AC-coupled differential inputsignals to DVI v1.0 and HDMI v1.4b compliant open-draincurrent-steering differential output signals
• TMDS level shifting operation up to 3 Gbit/s per lane (300 MHz TMDSclock) supporting 4K × 2K 3 Gbit/s and 3D video formats
• Programmable receive equalization
• Integrated 50 Ω termination resistors for self-biasing differentialinputs
• Back-current safe outputs to disallow current when device power isoff and monitor is on
• Disable feature to turn off TMDS inputs and outputs and to enterlow-power condition
• Selectable differential output termination on TMDS channels

• DDC level shifting

  • Integrated DDC buffering and level shifting (3.3 V source to 5 V sinkside and vice versa)
  • Rise time accelerator on connector side DDC ports
  • Up to 400 kHz I²C-bus clock frequency
  • Back-power safe sink-side terminals to disallow backdrive currentwhen power is off or when DDC is not enabled
• Integrated DDC buffering and level shifting (3.3 V source to 5 V sinkside and vice versa)
• Rise time accelerator on connector side DDC ports
• Up to 400 kHz I²C-bus clock frequency
• Back-power safe sink-side terminals to disallow backdrive currentwhen power is off or when DDC is not enabled

• HPD level shifting

  • HPD non-inverting level shift from 0 V on the sink side to 0 V on thesource side, or from 5 V on the sink side to 3.3 V on the sourceside
  • Integrated 200 kΩ pull-down resistor on HPD sink input guarantees‘input LOW’ when no display is plugged in
  • Back-power safe design on HPD_SINK to disallow backdrive current whenpower is off
• HPD non-inverting level shift from 0 V on the sink side to 0 V on thesource side, or from 5 V on the sink side to 3.3 V on the sourceside
• Integrated 200 kΩ pull-down resistor on HPD sink input guarantees‘input LOW’ when no display is plugged in
• Back-power safe design on HPD_SINK to disallow backdrive current whenpower is off

• General

  • Power supply 3.3 V
  • ESD resilience to 8 kV HBM, 1 kV CDM
  • Power-saving modes
  • Back-current-safe design on all sink-side main link, DDC and HPDterminals
  • Transparent operation: no retiming or software configurationrequired
  • 32-terminal HVQFN32 package
• Power supply 3.3 V
• ESD resilience to 8 kV HBM, 1 kV CDM
• Power-saving modes
• Back-current-safe design on all sink-side main link, DDC and HPDterminals
• Transparent operation: no retiming or software configurationrequired
• 32-terminal HVQFN32 package
• PC motherboard/graphics card
• Docking station

명세서