PIC24FJ256GA406-I/MR

PIC24FJ256GA406-I/MR 일반적인 설명

The PIC24FJ256GA406-I/MR is a high-performance microcontroller unit designed for a voltage range of 2V to 3.6V. With a clock speed of 32MHz, this PIC MCU offers 256KB of flash memory, making it ideal for a wide range of embedded applications. The QFN-64-EP package, measuring 9x9mm, provides a compact and reliable solution for your project needs

특징

Cryptographic Engine
• Performs NIST Standard Encryption/Decryption Operations without CPU Intervention
• AES Cipher Support for 128, 192 and 256-Bit Keys
• DES/3DES Cipher Support, with up to Three Unique Keys for 3DES
• Supports ECB, CBC, OFB, CTR and CFB128 modes
• Programmatically Secure OTP Array for Key Storage
• True Random Number Generation
• Battery-Backed RAM Key Storage

Extreme Low Power
• Multiple Power Management Options for Extreme Power Reduction:
• VBAT allows for lowest power consumption on backup battery (with or without RTCC)
• Deep Sleep allows near total power-down with the ability to wake-up on external triggers
• Sleep and Idle modes selectively shut down peripherals and/or core for substantial power reduction and fast wake-up
• Doze mode allows CPU to run at a lower clock speed than peripherals
• Alternate Clock modes allow On-the-Fly Switching to a Lower Clock Speed for Selective Power Reduction
• Extreme Low-Power Current Consumption for Deep Sleep WDT: 650 nA @ 2V typical RTCC: 650 nA @ 32 kHz, 2V typical Deep Sleep current, 60 nA typical
• 160 uA/MHz in Run mode

CPU
• Modified Harvard Architecture
• Up to 16 MIPS Operation @ 32 MHz
• 8 MHz Internal Oscillator: 96 MHz PLL / Multiple clock divide options / Fast start-up
• 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
• 32-Bit by 16-Bit Hardware Divider
• 16 x 16-Bit Working Register Array
• C Compiler Optimized Instruction Set Architecture
• Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Analog Features
• 10/12-Bit, up to 24-Channel Analog-to-Digital (A/D) Converter:
• Conversion rate of 500 ksps (10-bit), 200 kbps (12-bit)
• Auto-scan and threshold compare features
• Conversion available during Sleep
• One 10-Bit Digital-to-Analog Converter (DAC): 1Msps update rate
• Three Rail-to-Rail, Enhanced Analog Comparators with Programmable Input/Output Configuration
• Charge Time Measurement Unit (CTMU) for cap touch or precise time measurement

Dual Partition Flash with Live Update Capability
• Capable of Holding Two Independent Software Applications, including Bootloader
• Permits Simultaneous Programming of One Partition while Executing Application Code from the Other
• Allows Run-Time Switching Between Active Partitions

명세서