

# **9DBL0255NLGI8**

Data Sheet

# 2-Output 3.3V PCIe Gen1-5 Clock Fanout Buffer with LOS



Please submit RFQ for 9DBL0255NLGI8 or <a href="mailto:sales@ovaga.com"><u>Fmailto:sales@ovaga.com</u></a> We will contact you in 12 hours.



# **General Description**

The device is a 2-output PCIe clock fanout buffers for PCIe Gen1–5 applications. It has an open drain Loss of Signal (LOS) output to indicate the absence or presence of an input clock.

For information regarding evaluation boards and material, please contact your local sales representative.

# **Features**

Integrated terminations

 $85\Omega$  transmission lines require 0 termination resistors

 $100\Omega$  transmission lines require only 2 series resistors per output

OE pin for each output supports CLKREQ# applications

Intelligent power-down mode when all OE# pins are high (all outputs off)

Spread-spectrum tolerant

Open drain LOS# output indicates a loss of the input clock and returns the outputs to a Low/Low state

Flexible power sequencing: Input clock is internally biased so a floating input clock will not inject noise into system

Power Down Tolerant: Control inputs will not clamp to ground or VDD if a signal is applied before chip VDD is applied

Space saving 3 × 3 mm 16-VFQFPN

Easy AC-coupling to other logic families; see application note AN-891.

# **Related Products**



9DB106BFILF

Renesas Technology Corp 28-SSOP (0.209, 5.30mm Width)



#### 9DML0451AKILF

Renesas Technology Corp



# 9DBL0841BKILF

Renesas Technology Corp



#### 9DBL0651BKILF

Renesas Technology Corp



#### 9DML0451AKILFT

Renesas Technology Corp



#### 9DML0441AKILF

Renesas Technology Corp 24-VFQFN



# 9DBL0651BKILFT

Renesas Technology Corp VFQFPN-40



#### 9DBL0442BKILF

Renesas Technology Corp